Electronics and Electrical Engineering Design Forum


Digital ICs

low-Power Pulse-Triggered Flip-Flop Design

if you have any idea on Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pulse-Enhancement Scheme

Please share with me
Asked By:
Jithin K
3 years ago
Score: 2

What’s wrong with a off the shelf CMOS flip-flop? You’ll have a hard time making something yourself that is so low power, small, and cheap.

» Reply
Login or Register to discuss this topic.
Click Here