zubin kumar

FPGA/Digital Logic Design/VLSI and ASIC Design Engineer


MS in Electrical & Computer Engg. Seeking entry level positions in the digital hardware sector, i.e. FPGA emulation, VLSI/ASIC Design, Logic Design, Digital Systems...

Web Links

LinkedIn profile

EEWeb Stats

zubin's Projects :

Return to Projects

BioSignal Processor (ASIC/Advance VLSI Project)

Project Summary

Designed a low power (~ 1 uW) BioSignal Processor to perform FFT and time domain operations on physiological signals. RTL intensive design. Power profiling and layout done using Synopsys and Encounter. (Spring 2010)

Tags: VLSI, ASIC Design, Cadence, RTL, Synopsys, Encounter

Comments on this Project:

There are currently no comments.

Login or Register to post comments.
Click Here