- Worked in a team of four to build a compiler to partition, place and route non-homogenous logic gates into multiple FPGAs. The net list to be partitioned is provided by the user. -…
Directed by Professor M. A. Breuer 1 Programmed inter-routing and signal assignment in C++ 2 Read in configuration file and netlist form partition result and create interconnection between FPGAs and…