Abstract
In general, a Quasi-Resonant Converter (QRC) shows lower EMI and higher power conversion efficiency compared to the conventional hard switched converter with a fixed switching frequency. Therefore, it is well suited for color TV applications that are noise sensitive. This application note presents practical design considerations of Quasi-Resonant Converters for color TV applications employing KA5Q-series FPS™ (Fairchild Power Switch). It includes designing the transformer, output filter and sync network, selecting the components and closing the feedback loop. The step-by-step design procedure described in this application note will help engineers design quasi-resonant converter easily.

1. Introduction
The KA5Q-series FPS™ (Fairchild Power Switch) is an integrated Pulse Width Modulation (PWM) controller and a Sense FET specifically designed for quasi-resonant off-line Switch Mode Power Supplies (SMPS) with minimal external components. Compared with a discrete MOSFET and PWM controller solution, it can reduce total cost, component count, size and weight while simultaneously increasing efficiency, system reliability and productivity.

Figure 1 shows the basic schematic of a quasi-resonant converter using KA5Q-series for the color TV application, which also serves as the reference circuit for the design process described in this paper. $V_{o1}$ is the output voltage that powers horizontal deflection circuit while $V_{o2}$ is the output voltage that supplies power to the Micro Controller Unit (MCU) through a linear regulator.

Rev. 1.0.0
2. Step-by-step Design Procedure

1. Define the system specifications
   \( (V_{\text{line min}}, V_{\text{line max}}, f_L, P_o, E_{\text{ff}}) \)

2. Determine DC link capacitor (C_{DC}) and DC link voltage range

3. Determine the reflected output voltage
   \( (V_{RO}) \)

4. Determine the transformer primary side inductance (L_{m})

5. Choose proper FPS considering input power and \( I_{\text{peak}} \)

6. Determine the proper core and the minimum primary turns (N_{min})

7. Determine the number of turns for each output

8. Determine the startup resistor

9. Determine the wire diameter for each winding

   Is the winding window area \( (A_w) \) enough?

   Yes

   No

10. Choose the secondary side rectifier diodes

11. Determine the output capacitors

12. Design the synchronization network

13. Design the voltage drop circuit for burst operation

14. Design the feedback control circuit

Design finished

\[ \frac{P_{in}}{P_o} = \frac{E_{\text{ff}}} {1 \text{~for single output SMPS, } K_{L(n)} = \frac{P_{o(n)}}{P_o}} \]

where \( P_{o(n)} \) is the maximum output power for the n-th output. For single output SMPS, \( K_{L(n)} = \frac{P_{o(n)}}{P_o} \).

It is typical to select the DC link capacitor as 2-3uF per watt of input power for universal input range (85-265Vrms) and 1uF per watt of input power for European input range (195V-265Vrms). With the DC link capacitor chosen, the minimum DC link voltage is obtained as

\[ V_{DC_{\text{min}}} = \frac{\sqrt{2} \cdot (V_{\text{line min}})^2 \cdot P_{in} \cdot (1 - D_{\text{ch}})}{C_{DC} \cdot f_L} \]

where \( C_{DC} \) is the DC link capacitor and \( D_{\text{ch}} \) is the duty cycle ratio for \( C_{DC} \) to be charged as defined in Figure 3, which is typically about 0.2. \( P_{in}, V_{\text{line min}} \) and \( f_L \) are specified in STEP-1.

The maximum DC link voltage is given as

\[ V_{DC_{\text{max}}} = \sqrt{2} V_{\text{line max}} \]

where \( V_{\text{line max}} \) is specified in STEP-1.
Figure 3. DC Link Voltage Waveform

[STEP-3] Determine the reflected output voltage ($V_{RO}$)

Figure 4 shows the typical waveforms of the drain voltage of quasi-resonant flyback converter. When the MOSFET is turned off, the DC link voltage ($V_{DC}$) together with the output voltage reflected to the primary ($V_{RO}$) are imposed on the MOSFET. The maximum nominal voltage across the MOSFET ($V_{ds}^{nom}$) is

$$V_{ds}^{nom} = V_{DC}^{max} + V_{RO}$$

(5)

where $V_{DC}^{max}$ is as specified in equation (4). By increasing $V_{RO}$, the capacitive switching loss and conduction loss of the MOSFET are reduced. However, this increases the voltage stress on the MOSFET as shown in Figure 4. Therefore, determine $V_{RO}$ by a trade-off between the voltage margin of the MOSFET and the efficiency. Typically, $V_{RO}$ is set as 120–180V so that $V_{ds}^{nom}$ is 490–550V (75–85% of MOSFET rated voltage).

Figure 4. The Typical Waveform of MOSFET Drain Voltage for Quasi Resonant Converter

[STEP-4] Determine the transformer primary side inductance ($L_m$)

Figure 5 shows the typical waveforms of MOSFET drain current, secondary diode current and the MOSFET drain voltage of a Quasi Resonant Converter. During $T_{OFF}$, the current flows through the secondary side rectifier diode and the MOSFET drain voltage is clamped at ($V_{DC}+V_{RO}$). When the secondary side current reduces to zero, the drain voltage begins to drop by the resonance between the effective output capacitor of the MOSFET and the primary side inductance ($L_m$). In order to minimize the switching loss, the KASQ-series is designed to turn on the MOSFET when the drain voltage reaches its minimum voltage ($V_{DC}-V_{RO}$).

Figure 5. Typical Waveforms of Quasi-Resonant Converter

To determine the primary side inductance ($L_m$), the following variables should be determined beforehand:

- **The minimum switching frequency ($f_s^{min}$)**: The minimum switching frequency occurs at the minimum input voltage and full load condition and should be higher than the minimum switching frequency of FPS (20kHz). By increasing $f_s^{min}$, the transformer size can be reduced. However, this results in increased switching losses. Therefore, determine $f_s^{min}$ by a trade-off between switching losses and transformer size. It is typical to set $f_s^{min}$ to be around 25kHz.

- **The falling time of the MOSFET drain voltage ($T_F$)**: As shown in Figure 5, the MOSFET drain voltage fall time is half of the resonant period of the MOSFET’s effective output capacitance and primary side inductance. By increasing $T_F$, EMI can be reduced. However, this forces an increase of the resonant capacitor ($C_r$) resulting in increased switching losses. The typical value for $T_F$ is 2–2.5us.
After determining \( f_s^{\text{min}} \) and \( T_P \), the maximum duty cycle is calculated as

\[
D_{\text{max}} = \frac{V_{RO}}{V_{RO} + V_{DC}^{\text{min}} \cdot (1 - f_s^{\text{min}} \times T_P)} \quad (6)
\]

where \( V_{DC}^{\text{min}} \) is specified in equation (3) and \( V_{RO} \) is determined in STEP-3.

Then, the primary side inductance is obtained as

\[
L_m = \frac{(V_{DC}^{\text{min}} \cdot D_{\text{max}})^2}{2 \cdot f_s^{\text{min}} \cdot P_{\text{in}}} \quad (7)
\]

where \( P_{\text{in}} \), \( V_{DC}^{\text{min}} \) and \( D_{\text{max}} \) are specified in equations (1), (3) and (6), respectively and \( f_s^{\text{min}} \) is the minimum switching frequency.

Once \( L_m \) is determined, the maximum peak current and RMS current of the MOSFET in normal operation are obtained as

\[
I_{ds}^{\text{peak}} = \frac{V_{DC}^{\text{min}} \cdot D_{\text{max}}}{L_m \cdot f_s^{\text{min}}} \quad (8)
\]

\[
I_{ds}^{\text{rms}} = \frac{D_{\text{max}}}{3} \cdot I_{ds}^{\text{peak}} \quad (9)
\]

where \( V_{DC}^{\text{min}} \), \( D_{\text{max}} \) and \( L_m \) are specified in equations (3), (6) and (7), respectively and \( f_s^{\text{min}} \) is the minimum switching frequency.

STEP-5] Choose the proper FPS considering input power and peak drain current.

With the resulting maximum peak drain current of the MOSFET \( (I_{ds}^{\text{peak}}) \) from equation (8), choose the proper FPS whose pulse-by-pulse current limit level \( (I_{LIM}) \) is higher than \( I_{ds}^{\text{peak}} \). Since FPS has \( \pm 12\% \) tolerance of \( I_{LIM} \), there should be some margin for \( I_{LIM} \) when choosing the proper FPS device. Table 1 shows the lineups of KA5Q-series with rated output power and pulse-by-pulse current limit.

### Table 1. FPS Lineups with Rated Output Power

<table>
<thead>
<tr>
<th>PRODUCT</th>
<th>PRODUCT 230Vac ±15%</th>
<th>85~265Vac</th>
<th>( I_{LIM} )</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min</td>
<td>Typ</td>
<td>Max</td>
</tr>
<tr>
<td>KA5Q0740RT</td>
<td>90 W (85~170Vac)</td>
<td>4.4A</td>
<td>5A</td>
</tr>
<tr>
<td>KA5Q0565RT</td>
<td>75 W</td>
<td>60 W</td>
<td>3.08A</td>
</tr>
<tr>
<td>KA5Q0765RT</td>
<td>100 W</td>
<td>85 W</td>
<td>4.4A</td>
</tr>
<tr>
<td>KA5Q1265RT</td>
<td>150 W</td>
<td>120 W</td>
<td>5.28A</td>
</tr>
<tr>
<td>KA5Q1265RF</td>
<td>210 W</td>
<td>170 W</td>
<td>7.04A</td>
</tr>
<tr>
<td>KA5Q1565RF</td>
<td>250 W</td>
<td>210 W</td>
<td>10.12A</td>
</tr>
</tbody>
</table>

STEP-6] Determine the proper core and the minimum primary turns.

Table 2 shows the commonly used cores for C-TV application for different output powers. When designing the transformer, consider the maximum flux density swing in normal operation \( (\Delta B) \) as well as the maximum flux density in transient \( (B_{\text{max}}) \). The maximum flux density swing in normal operation is related to the hysteresis loss in the core while the maximum flux density in transient is related to the core saturation.

With the chosen core, the minimum number of turns for the transformer primary side to avoid the over temperature in the core is given by

\[
N_P^{\text{min}} = \frac{L_m \cdot I_{ds}^{\text{peak}}}{\Delta B A_e} \times 10^6 \quad (10)
\]

where \( L_m \) is specified in equation (7), \( I_{ds}^{\text{peak}} \) is the peak drain current specified in equation (8), \( A_e \) is the cross-sectional area of the transformer core in mm² as shown in Figure 6 and \( \Delta B \) is the maximum flux density swing in tesla.

If there is no reference data, use \( \Delta B = 0.25~0.30 \) T.

Since the MOSFET drain current exceeds \( I_{ds}^{\text{peak}} \) and reaches \( I_{LIM} \) in a transient or fault condition, the transformer should be designed not to be saturated when the MOSFET drain current reaches \( I_{LIM} \). Therefore, the maximum flux density \( (B_{\text{max}}) \) when drain current reaches \( I_{LIM} \) should be also considered as

\[
N_P^{\text{min}} = \frac{L_m \cdot I_{LIM}}{B_{\text{max}} A_e} \times 10^6 \quad (11)
\]

where \( L_m \) is specified in equation (7), \( I_{LIM} \) is the pulse-by-pulse current limit, \( A_e \) is the cross-sectional area of the core in mm² as shown in Figure 6 and \( B_{\text{max}} \) is the maximum flux density in tesla. Figure 7 shows the typical characteristics of ferrite core from TDK (PC40). Since the core is saturated at low flux density as the temperature goes high, consider the high temperature characteristics. If there is no reference data, use \( B_{\text{max}} = 0.35~0.40 \) T.

The primary turns should be determined as less than \( N_P^{\text{min}} \) values obtained from equation (10) and (11).
[STEP-7] Determine the number of turns for each output

Figure 8 shows the simplified diagram of the transformer. It is assumed that \( V_{o1} \) is the reference output which is regulated by the feedback control in normal operation. It is also assumed that the linear regulator is connected to \( V_{o2} \) to supply a stable voltage for MCU.

First, calculate the turns ratio \( (n) \) between the primary winding and reference output \( (V_{o1}) \) winding as a reference

\[
 n = \frac{V_{RO}}{V_{o1} + V_{F1}} \quad (12)
\]

where \( V_{RO} \) is determined in STEP-3 and \( V_{o1} \) is the reference output voltage and \( V_{F1} \) is the forward voltage drop of diode \( (D_{R1}) \).

Then, determine the proper integer for \( N_{s1} \) so that the resulting \( N_p \) is larger than \( N_{p\ min} \) as

\[
 N_p = n \cdot N_{s1} > N_{p\ min} \quad (13)
\]

where \( n \) is obtained in equation (12) and \( N_p \) and \( N_{s1} \) are the number of turns for the primary side and the reference output, respectively.

The number of turns for the other output (n-th output) is determined as

\[
 N_{s(n)} = \frac{V_{o(n)} + V_{F(n)}}{V_{o1} + V_{F1}} \cdot N_{s1} \quad (14)
\]

where \( V_{o(n)} \) is the output voltage and \( V_{F(n)} \) is the diode \( (D_{R(n)}) \) forward voltage drop of the n-th output.

- Vcc winding design: KA5Q-series drops all the outputs including the Vcc voltage in standby mode in order to minimize the power consumption. Once KA5Q-series enters into standby mode, Vcc voltage is hysteresis controlled between 11V and 12V as shown in Figure 9. The sync threshold voltage is also reduced from 2.6V to 1.3V in burst mode. Therefore, design the Vcc voltage to be around 24V in normal operation for proper quasi-resonant switching in standby mode as can be observed by

\[
\frac{(11 + 12)}{24} = \frac{1.3}{2.6} \quad (15)
\]
In general, switched mode power supply employs an error amplifier and an opto-coupler to regulate the output voltage. However, Primary Side Regulation (PSR) can be used for a low cost design if output regulation requirements are not very tight. PSR scheme regulates the output voltage indirectly by controlling the Vcc voltage without an opto-coupler. KA5Q-series has an internal error amplifier with a fixed reference voltage of 32.5V for PSR applications. If PSR is used, set Vcc to 32.5V.

After determining Vcc voltage in normal operation, the number of turns for the Vcc auxiliary winding (Na) is obtained as

\[ Na = \frac{V_{cc} + V_{Fa}}{V_{o1} + V_{Fi}} \cdot N_{s1} \text{ (turns)} \]  

where VFa is the forward voltage drop of Da as defined in Figure 8.

**[STEP-8] Determine the startup resistor**

Figure 10 shows the typical startup circuit for KA5Q-series. Because some protections are implemented as latch mode, AC startup is typically used to provide a fast reset. Initially, FPS consumes only startup current (max 200uA) before it begins switching. Therefore, the current supplied through the startup resistor (Rsstr) can charge the capacitors Ca1 and Ca2 while supplying startup current to FPS. When Vcc reaches a start voltage of 15V (VSTART), FPS begins switching, and the current consumed by FPS increases. Then, the current required by FPS is supplied from the transformer’s auxiliary winding.

- **Startup resistor (Rsstr)**: The average of the minimum current supplied through the startup resistor is given by

\[ I_{sup}^{avg} = \left( \frac{\sqrt{2} \cdot V_{line}^{min}}{\pi} \cdot \frac{V_{start}}{2} \right) \frac{1}{R_{str}} \]  

where Vline^{min} is the minimum input voltage, Vstart is the start voltage (15V) of FPS and Rsstr is the startup resistor. The startup resistor should be chosen so that Isup^{avg} is larger than the maximum startup current (200uA). If not, Vcc can not be charged up to the start voltage and FPS will fail to start up.

The maximum startup time is determined as

\[ T_{str}^{max} = \frac{C_a \cdot V_{start}}{(I_{sup}^{avg} - I_{start}^{max})} \]  

Where Ca is the Vcc capacitor and Istart^{max} is the maximum startup current (200uA) of FPS.

Once the startup resistor (Rsstr) is determined, the maximum approximate power dissipation in Rsstr is obtained as

\[ P_{str} = \frac{1}{R_{str}} \left( \frac{V_{line}^{max}}{2} \right)^2 + V_{start}^2 + \frac{2}{\pi} \frac{2 \cdot V_{start} \cdot V_{line}^{max}}{\pi} \]  

where Vline^{max} is the maximum input voltage, which is specified in STEP-1. The startup resistor should have a proper dissipation rating based on the value of Pstr.
Determine the wire diameter for each winding based on the RMS current of each output. The RMS current of the $n$-th secondary winding is obtained as

$$I_{\text{rms}} = I_{ds} \sqrt{\frac{T - D_{\text{max}}}{D_{\text{max}}} \cdot \frac{V_{RO} \cdot K_{L(n)}}{(V_{o(n)} + V_{F(n)})}}$$  \hspace{1cm} (20)$$

where $D_{\text{max}}$ and $I_{ds \text{ rms}}$ are specified in equations (6) and (9), $V_{o(n)}$ is the output voltage of the $n$-th output, $V_{F(n)}$ is the diode ($D_{R(n)}$) forward voltage drop, $V_{RO}$ specified in STEP-3 and $K_{L(n)}$ is the load occupying factor for $n$-th output defined in equation (2).

The current density is typically 5A/mm² when the wire is long (>1m). When the wire is short with a small number of turns, a current density of 6-10 A/mm² is also acceptable. Do not use wire with a diameter larger than 1 mm to avoid severe eddy current losses as well as to make winding easier.

For high current output, it is recommended using parallel windings with multiple strands of thinner wire to minimize skin effect.

Check if the winding window area of the core, $A_w$ (refer to Figure 6) is enough to accommodate the wires. The required winding window area ($A_{wr}$) is given by

$$A_{wr} = \frac{A_c}{K_F}$$  \hspace{1cm} (21)$$

where $A_c$ is the actual conductor area and $K_F$ is the fill factor. Typically the fill factor is 0.2–0.25 for single output applications and 0.15–0.2 for multiple output applications. If the required window ($A_{wr}$) is larger than the actual window area ($A_w$), go back to the STEP-6 and change the core to a bigger one. Sometimes it is impossible to change the core due to cost or size constraints. In that case, reduce $V_{RO}$ in STEP-3 or increase $f_s \cdot N_p \cdot m$, which reduces the primary side inductance ($L_p$) and the minimum number of turns for the primary ($N_p \cdot m$) as can be seen in equation (7) and (10).

Choose the proper rectifier diodes in the secondary side based on the voltage and current ratings. The maximum reverse voltage and the rms current of the rectifier diode ($D_{R(n)}$) of the $n$-th output are obtained as

$$V_{D(n)} = V_{o(n)} + \frac{V_{DC \text{ max}}}{V_{RO}} \cdot \frac{(V_{D(n)} + V_{F(n)})}{V_{RO}}$$  \hspace{1cm} (22)$$

$$I_{D(n) \text{ rms}} = I_{ds \text{ rms}} \sqrt{\frac{T - D_{\text{max}}}{D_{\text{max}}} \cdot \frac{V_{RO} \cdot K_{L(n)}}{(V_{o(n)} + V_{F(n)})}}$$  \hspace{1cm} (23)$$

where $K_{L(n)}$, $V_{DC \text{ max}}$, $D_{\text{max}}$ and $I_{ds \text{ rms}}$ are specified in equations (2), (4), (6) and (9), respectively, $V_{RO}$ specified in STEP-3, $V_{o(n)}$ is the output voltage of the $n$-th output and $V_{F(n)}$ is the diode ($D_{R(n)}$) forward voltage drop. The typical voltage and current margins for the rectifier diode are as follows

$$V_{RRM} > 1.3 \cdot V_{D(n)}$$  \hspace{1cm} (24)$$

$$I_F > 1.5 \cdot I_{D(n) \text{ rms}}$$  \hspace{1cm} (25)$$

where $V_{RRM}$ is the maximum reverse voltage and $I_F$ is the average forward current of the diode.

A quick selection guide for the Fairchild Semiconductor rectifier diodes is given in Table 3. In this table, $t_{rr}$ is the maximum reverse recovery time.

<table>
<thead>
<tr>
<th>Ultra Fast Recovery Diode</th>
<th>$V_{RRM}$</th>
<th>$I_F$</th>
<th>$t_{rr}$</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>EGP10B</td>
<td>100 V</td>
<td>1 A</td>
<td>50 ns</td>
<td>DO-41</td>
</tr>
<tr>
<td>UF4002</td>
<td>100 V</td>
<td>1 A</td>
<td>50 ns</td>
<td>DO-41</td>
</tr>
<tr>
<td>EGP20B</td>
<td>100 V</td>
<td>2 A</td>
<td>50 ns</td>
<td>DO-15</td>
</tr>
<tr>
<td>EGP30B</td>
<td>100 V</td>
<td>3 A</td>
<td>50 ns</td>
<td>DO-210AD</td>
</tr>
<tr>
<td>FES16BT</td>
<td>100 V</td>
<td>16 A</td>
<td>35 ns</td>
<td>TO-220AC</td>
</tr>
<tr>
<td>EGP10C</td>
<td>150 V</td>
<td>1 A</td>
<td>50 ns</td>
<td>DO-41</td>
</tr>
<tr>
<td>EGP20C</td>
<td>150 V</td>
<td>2 A</td>
<td>50 ns</td>
<td>DO-15</td>
</tr>
<tr>
<td>EGP30C</td>
<td>150 V</td>
<td>3 A</td>
<td>50 ns</td>
<td>DO-210AD</td>
</tr>
<tr>
<td>FES16CT</td>
<td>150 V</td>
<td>16 A</td>
<td>35 ns</td>
<td>TO-220AC</td>
</tr>
<tr>
<td>EGP10D</td>
<td>200 V</td>
<td>1 A</td>
<td>50 ns</td>
<td>DO-41</td>
</tr>
<tr>
<td>UF4003</td>
<td>200 V</td>
<td>1 A</td>
<td>50 ns</td>
<td>DO-41</td>
</tr>
<tr>
<td>EGP20D</td>
<td>200 V</td>
<td>2 A</td>
<td>50 ns</td>
<td>DO-15</td>
</tr>
<tr>
<td>EGP30D</td>
<td>200 V</td>
<td>3 A</td>
<td>50 ns</td>
<td>DO-210AD</td>
</tr>
<tr>
<td>FES16DT</td>
<td>200 V</td>
<td>16 A</td>
<td>35 ns</td>
<td>TO-220AC</td>
</tr>
<tr>
<td>EGP10F</td>
<td>300 V</td>
<td>1 A</td>
<td>50 ns</td>
<td>DO-41</td>
</tr>
<tr>
<td>EGP20F</td>
<td>300 V</td>
<td>2 A</td>
<td>50 ns</td>
<td>DO-15</td>
</tr>
<tr>
<td>EGP30F</td>
<td>300 V</td>
<td>3 A</td>
<td>50 ns</td>
<td>DO-210AD</td>
</tr>
<tr>
<td>EGP10G</td>
<td>400 V</td>
<td>1 A</td>
<td>50 ns</td>
<td>DO-41</td>
</tr>
<tr>
<td>UF4004</td>
<td>400 V</td>
<td>1 A</td>
<td>50 ns</td>
<td>DO-41</td>
</tr>
<tr>
<td>EGP20G</td>
<td>400 V</td>
<td>2 A</td>
<td>50 ns</td>
<td>DO-15</td>
</tr>
<tr>
<td>EGP30G</td>
<td>400 V</td>
<td>3 A</td>
<td>50 ns</td>
<td>DO-210AD</td>
</tr>
<tr>
<td>UF4005</td>
<td>600 V</td>
<td>1 A</td>
<td>75 ns</td>
<td>DO-41</td>
</tr>
<tr>
<td>EGP10J</td>
<td>600 V</td>
<td>1 A</td>
<td>75 ns</td>
<td>DO-41</td>
</tr>
<tr>
<td>EGP20J</td>
<td>600 V</td>
<td>2 A</td>
<td>75 ns</td>
<td>DO-15</td>
</tr>
<tr>
<td>EGP30J</td>
<td>600 V</td>
<td>3 A</td>
<td>75 ns</td>
<td>DO-210AD</td>
</tr>
<tr>
<td>UF4006</td>
<td>800 V</td>
<td>1 A</td>
<td>75 ns</td>
<td>TO-41</td>
</tr>
<tr>
<td>UF4007</td>
<td>1000 V</td>
<td>1 A</td>
<td>75 ns</td>
<td>TO-41</td>
</tr>
</tbody>
</table>
[STEP-11] Determine the output capacitors considering the voltage and current ripple.

The ripple current of the n-th output capacitor \( C_{o(n)} \) is obtained as

\[
I_{\text{cap}(n)} = \sqrt{I_{D(n)}^2 - I_{o(n)}^2} \quad (26)
\]

where \( I_{o(n)} \) is the load current of the n-th output and \( I_{D(n)} \) is specified in equation (23). The ripple current should be smaller than the maximum ripple current specification of the capacitor. The voltage ripple on the n-th output is given by

\[
\Delta V_{o(n)} = \frac{I_{o(n)}D_{\text{max}}}{C_{o(n)}f_s} + \frac{I_{\text{peak}}V_{RO}R_C(n)K_L(n)}{(V_{o(n)} + V_{F(n)})} \quad (27)
\]

where \( C_{o(n)} \) is the capacitance, \( R_C(n) \) is the effective series resistance (ESR) of the n-th output capacitor, \( D_{\text{max}} \) and \( I_{\text{peak}} \) are specified in equations (2), (6) and (8) respectively, \( V_{RO} \) is specified in STEP-3, \( I_{o(n)} \) and \( V_{o(n)} \) are the load current and output voltage of the n-th output, respectively and \( V_{F(n)} \) is the diode \( (D_{R(n)}) \) forward voltage drop.

Sometimes it is impossible to meet the ripple specification with a single output capacitor due to the high ESR of the electrolytic capacitor. In those cases, additional L-C filter stages (post filter) can be used to reduce the ripple on the output.

[STEP-12] Design the synchronization network.

KA5Q-series employs a quasi resonant switching technique to minimize the switching noise as well as switching loss. In this technique, a capacitor \( (C_r) \) is added between the MOSFET drain and source as shown in Figure 11. The basic waveforms of a quasi-resonant converter are shown in Figure 12. The external capacitor lowers the rising slope of drain voltage, which reduces the EMI caused by the MOSFET turn-off. To minimize the MOSFET switching loss, the MOSFET should be turned on when the drain voltage reaches its minimum value as shown in Figure 12.

The optimum MOSFET turn-on time is indirectly detected by monitoring the Vcc winding voltage as shown in Figure 11 and 12. The output of the sync detect comparator (CO) becomes high when the sync voltage \( V_{\text{sync}} \) exceeds 4.6V and low when the \( V_{\text{sync}} \) reduces below 2.6V. The MOSFET is turned on at the falling edge of the sync detect comparator output (CO).

The peak value of the sync signal is determined by the voltage divider network \( R_{SY1} \) and \( R_{SY2} \) as

\[
V_{\text{sync}} = \frac{R_{SY2}}{R_{SY1} + R_{SY2}} \cdot V_{cc} \quad (28)
\]

Choose the voltage divider \( R_{SY1} \) and \( R_{SY2} \) so that the peak value of sync voltage \( V_{\text{sync}}^{pk} \) is lower than the OVP threshold voltage (12V) in order to avoid triggering OVP in normal operation. Typically, \( V_{\text{sync}}^{pk} \) is set to 8~10V.

To synchronize the \( V_{\text{sync}} \) with the MOSFET drain voltage, choose the sync capacitor \( (C_{SY}) \) so that \( T_F \) is same as \( T_Q \) as shown in Figure 12. \( T_F \) and \( T_Q \) are given, respectively, as

\[
T_F = \pi \cdot \sqrt{\frac{L_m}{C_{eo}}} \quad (29)
\]

\[
T_Q = R_{SY2} \cdot C_{SY} \cdot \ln\left( \frac{V_{cc}}{2.6} \cdot \frac{R_{SY2}}{R_{SY1} + R_{SY2}} \right) \quad (30)
\]

where \( L_m \) is the primary side inductance of the transformer, \( N_s \) and \( N_p \) are the number of turns for the output winding and Vcc winding, respectively and \( C_{eo} \) is the effective MOSFET output capacitance \( (C_{oss} + C_r) \).

To minimize the power consumption in the standby mode, KA5Q-series employs burst operation. Once FPS enters into burst mode, all the output voltages as well as effective switching frequencies are reduced as shown in Figure 13. Figure 14 shows the typical output voltage drop circuit for C-TV applications. Under normal operation, the picture on signal is applied and the transistor Q1 is turned on, which decouples R3 and D1 from the feedback network. Therefore, only $V_{o1}$ is regulated by the feedback circuit in normal operation and is determined as

$$V_{o1} = 2.5 \left( \frac{R_1 + R_2}{R_2} \right)$$  \hspace{1cm} (31)

In standby mode, the picture on signal is disabled and the transistor Q1 is turned off, which couples R3 and D1 to the reference pin of KA431. If $R_3$ is small enough to make the reference pin voltage of KA431 higher than 2.5V, the current through the opto LED pulls down the feedback voltage ($V_{FB}$) of FPS and forces FPS to stop switching. Once FPS stops switching, $V_{cc}$ decreases, and when $V_{cc}$ reaches 11V, it resumes switching with a predetermined peak drain current until $V_{cc}$ reaches 12V. When $V_{cc}$ reaches 12V, the switching operation is terminated again until $V_{cc}$ reduces to 11V. In this way, $V_{cc}$ is hysteresis controlled between 11V and 12V in the burst mode operation.

Assuming that both $V_{o1}$ and $V_{o2}$ drop to half of their normal values, the maximum value of $R_3$ for proper burst operation is given by

$$R_3 = \frac{(V_{o2}/2 - 0.7 - 2.5) \cdot R_1 \cdot R_2}{2.5 \cdot (R_1 + R_2) - (R_2 \cdot V_{o1}/2)}$$ \hspace{1cm} (32)

[STEP-14] Design the feedback control circuit.

Since the KA5Q-series employs current mode control as shown in Figure 15, the feedback loop can be easily implemented with a one-pole and one-zero compensation circuit. The current control factor of FPS, $K$ is defined as
where \( I_{pk} \) is the peak drain current and \( V_{FB} \) is the feedback voltage for a given operating condition, \( I_{LIM} \) is the current limit of the FPS and \( V_{FBSat} \) is the internal feedback saturation voltage, which is typically 2.5V.

In order to express the small signal AC transfer functions, the small signal variations of feedback voltage (\( v_{FB} \)) and controlled output voltage (\( v_{o1} \)) are introduced as \( v_{FB} \) and \( i_{o1} \).

When the converter has more than one output, the low frequency control-to-output transfer function is proportional to the parallel combination of all load resistance, adjusted by the square of the turns ratio. Therefore, the effective load resistance is used in equation (34) instead of the actual load resistance of \( v_{o1} \). Notice that there is a right half plane (RHP) zero (\( w_{r2} \)) in the control-to-output transfer function of equation (34). Because the RHP zero reduces the phase by 90 degrees, the crossover frequency should be placed below the RHP zero.

The Figure 16 shows the variation of a quasi-resonant flyback converter’s control-to-output transfer function for different input voltages. This figure shows the system poles and zeros together with the DC gain change for different input voltages. The gain is highest at the high input voltage condition and the RHP zero is lowest at the low input voltage condition.

Figure 17 shows the variation of a quasi-resonant flyback converter’s control-to-output transfer function for different loads. This figure shows that the gain between \( f_p \) and \( f_z \) does not change for different loads and the RHP zero is lowest at the full load condition.

The feedback compensation network transfer function of Figure 15 is obtained as

\[
\frac{v_{FB}}{v_{o1}} = \frac{w_i}{s} \frac{1 + s/w_{p2}}{1 + s/w_{p2}} \cdot \frac{R_B \cdot CTR}{R_1 R_D C_F} \cdot \frac{w_{2e}}{s} \cdot \frac{w_{pc}}{s} = \frac{1}{R_B C_B} \frac{1}{R_1 R_D C_F}
\]

and \( R_B \) is the internal feedback bias resistor of FPS, which is typically 2.8kΩ. \( CTR \) is the current transfer ratio of opto coupler and \( R_1, R_D, R_F, C_F \) and \( C_B \) are shown in Figure 15.

For quasi-resonant flyback converters, the control-to-output transfer function using current mode control is given by

\[
G_{vc} = \frac{\dot{v}_{o1}}{v_{FB}} = \frac{v_{DC}(N_p/N_{s1})}{2(2V_{RO} + v_{DC})} \cdot \frac{K - R_L v_{DC}(N_p/N_{s1})}{1 + s/w_p} \cdot \frac{(1 + s/w_{z2})(1 - s/w_{rz})}{1 + s/w_{p2}}
\]

where \( V_{DC} \) is the DC input voltage, \( R_L \) is the effective total load resistance of the controlled output, which is defined as \( V_{o1}^{2}/P_o \). Additionally, \( N_p \) and \( N_{s1} \) are specified in STEP-7, \( V_{RO} \) is specified in STEP-3, \( V_{o1} \) is the reference output voltage, \( P_o \) is specified in STEP-1 and \( K \) is specified in equation (33). The pole and zeros of equation (34) are defined as

\[
w_z = \frac{1}{R_C C_{ol}}, \quad w_{rz} = \frac{R_L (1 - D)^2}{D L_m (N_{s1}/N_p)^2} \quad \text{and} \quad w_p = \frac{(1 + D)}{R_L C_{ol}}
\]

where \( L_m \) is specified in equation (7), \( D \) is the duty cycle of the FPS, \( C_{ol} \) is the output capacitor of \( V_{o1} \) and \( R_CL \) is the ESR of \( C_{ol} \).
When the input voltage and the load current vary over a wide range, determining the worst case for the feedback loop design is difficult. The gain together with zeros and poles varies according to the operating conditions.

One simple and practical solution to this problem is designing the feedback loop for low input voltage and full load condition with enough phase and gain margin. The RHP zero is lowest at low input voltage and full load condition. The gain increases only about 6dB as the operating condition is changed from the lowest input voltage to the highest input voltage condition under universal input condition.

The procedure to design the feedback loop is as follows

(a) Set the crossover frequency \( f_c \) below 1/3 of RHP zero to minimize the effect of the RHP zero. Set the crossover frequency below half of the minimum switching frequency \( f_{sw} \).

(b) Determine the DC gain of the compensator \( w_{zc}/w_{zc} \) to cancel the control-to-output gain at \( f_c \).

(c) Place a compensator zero \( f_{zc} \) around \( f_c/3 \).

(d) Place a compensator pole \( f_{pc} \) around \( 3f_c \).

When determining the feedback circuit component, there are some restrictions as described below:

(a) Design the voltage divider network of \( R_1 \) and \( R_2 \) to provide 2.5V to the reference pin of the KA431. The relationship between \( R_1 \) and \( R_2 \) is given as

\[
R_2 = \frac{2.5 \cdot R_1}{V_{ref} - 2.5}
\]  
(36)

where \( V_{ref} \) is the reference output voltage.

(b) The capacitor connected to feedback pin \( (C_B) \) is related to the shutdown delay time in an overload condition by

\[
T_{delay} = (V_{SD} - 2.5) \cdot C_B / I_{delay}
\]  
(37)

where \( V_{SD} \) is the shutdown feedback voltage and \( I_{delay} \) is the shutdown delay current. Typical values for \( V_{SD} \) and \( I_{delay} \) are 7.5V and 5uA, respectively. In general, a delay of 20 ~ 50 ms is typical for most applications. Because \( C_B \) also determines the high frequency pole \( w_{pc} \) of the compensator transfer function as shown in equation (35), too large a \( C_B \) can limit the control bandwidth by placing \( w_{pc} \) at too low a frequency. Typical value for \( C_B \) is 10-50nF. Application circuit to extend the shutdown time without limiting the control bandwidth is shown in Figure 19. By setting the zener breakdown voltage \( (V_z) \) slightly higher than 2.7V, the additional delay capacitor \( (C_z) \) is decoupled from the feedback circuit in normal operation. When the feedback voltage exceeds the zener breakdown voltage \( (V_z) \), \( C_z \) and \( C_B \) determine the shutdown time.
(c) The resistors $R_{bias}$ and $R_D$ used together with the opto-coupler H11A817A and the shunt regulator KA431 should be designed to provide proper operating current for the KA431 and to guarantee the full swing of the feedback voltage for the FPS device chosen. In general, the minimum values of cathode voltage and current for the KA431 are 2.5V and 1mA, respectively. Therefore, $R_{bias}$ and $R_D$ should be designed to satisfy the following conditions:

\[
\frac{V_{bias} - V_{OP} - 2.5}{R_D} > I_{FB} \quad (38)
\]

\[
\frac{V_{OP}}{R_{bias}} > 1mA \quad (39)
\]

where $V_{bias}$ is the KA431 bias voltage as shown in Figure 16 and $V_{OP}$ is opto-diode forward voltage drop, which is typically 1V. $I_{FB}$ is the feedback current of FPS, which is typically 1mA.
Design Example I (KA5Q0765RT)

<table>
<thead>
<tr>
<th>Application</th>
<th>Device</th>
<th>Input Voltage</th>
<th>Output Power</th>
<th>Output Voltage (Rated Current)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Color TV</td>
<td>KA5Q0765RT</td>
<td>85-265Vac (60Hz)</td>
<td>82W</td>
<td>125V (0.4A)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>20V (0.5A)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>16V (1.0A)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>12V (0.5A)</td>
</tr>
</tbody>
</table>

Schematic

![Schematic Diagram](image-url)
Transformer Specifications

![Transformer Schematic Diagram]

Winding Specifications

<table>
<thead>
<tr>
<th>No</th>
<th>Pin (s→f)</th>
<th>Wire</th>
<th>Turns</th>
<th>Winding Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>Np1</td>
<td>1 - 3</td>
<td>0.6φ x 1</td>
<td>35</td>
<td>Center Winding</td>
</tr>
<tr>
<td>N125V/2</td>
<td>16 - 15</td>
<td>0.6φ x 1</td>
<td>28</td>
<td>Center Winding</td>
</tr>
<tr>
<td>N16V</td>
<td>18 - 17</td>
<td>0.4φ x 2</td>
<td>8</td>
<td>Center Winding</td>
</tr>
<tr>
<td>N12V</td>
<td>12 - 13</td>
<td>0.5φ x 1</td>
<td>6</td>
<td>Center Winding</td>
</tr>
<tr>
<td>Np2</td>
<td>3 - 4</td>
<td>0.6φ x 1</td>
<td>35</td>
<td>Center Winding</td>
</tr>
<tr>
<td>N125V/2</td>
<td>15 - 14</td>
<td>0.5φ x 1</td>
<td>28</td>
<td>Center Winding</td>
</tr>
<tr>
<td>N20V</td>
<td>11 - 10</td>
<td>0.5φ x 1</td>
<td>10</td>
<td>Center Winding</td>
</tr>
<tr>
<td>Na</td>
<td>7 - 6</td>
<td>0.3φ x 1</td>
<td>11</td>
<td>Center Winding</td>
</tr>
</tbody>
</table>

Electrical Characteristics

<table>
<thead>
<tr>
<th></th>
<th>Pin</th>
<th>Specification</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductance</td>
<td>1 - 4</td>
<td>565μH ± 5%</td>
<td>1kHz, 1V</td>
</tr>
<tr>
<td>Leakage Inductance</td>
<td>1 - 4</td>
<td>10μH Max</td>
<td>2nd all short</td>
</tr>
</tbody>
</table>

Core & Bobbin
Core : EER 3540
Bobbin : EER3540
Ae : 109 mm²
## Design Example II (KA5Q1265RF)

<table>
<thead>
<tr>
<th>Application</th>
<th>Device</th>
<th>Input Voltage</th>
<th>Output Power</th>
<th>Output Voltage (Rated Current)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Color TV</td>
<td>KA5Q1265RF</td>
<td>85-265Vac (60Hz)</td>
<td>154W</td>
<td>125V (0.8A)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>20V (0.5A)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>16V (2.0A)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>12V (1.0A)</td>
</tr>
</tbody>
</table>

### Schematic

[Diagram of the circuit]
Transformer Specifications

Transformer Schematic Diagram

Winding Specifications

<table>
<thead>
<tr>
<th>No</th>
<th>Pin (s→f)</th>
<th>Wire</th>
<th>Turns</th>
<th>Winding Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>(N_{p1})</td>
<td>1 - 3</td>
<td>0.5(\phi) (\times ) 2</td>
<td>22</td>
<td>Center Winding</td>
</tr>
<tr>
<td>(N_{125V/2})</td>
<td>16 - 15</td>
<td>0.5(\phi) (\times ) 2</td>
<td>18</td>
<td>Center Winding</td>
</tr>
<tr>
<td>(N_{16V})</td>
<td>18 - 17</td>
<td>0.5(\phi) (\times ) 2</td>
<td>5</td>
<td>Center Winding</td>
</tr>
<tr>
<td>(N_{12V})</td>
<td>12 - 13</td>
<td>0.4(\phi) (\times ) 2</td>
<td>4</td>
<td>Center Winding</td>
</tr>
<tr>
<td>(N_{p2})</td>
<td>3 - 4</td>
<td>0.5(\phi) (\times ) 2</td>
<td>22</td>
<td>Center Winding</td>
</tr>
<tr>
<td>(N_{125V/2})</td>
<td>15 - 14</td>
<td>0.5(\phi) (\times ) 2</td>
<td>18</td>
<td>Center Winding</td>
</tr>
<tr>
<td>(N_{20V})</td>
<td>11 - 10</td>
<td>0.5(\phi) (\times ) 1</td>
<td>6</td>
<td>Center Winding</td>
</tr>
<tr>
<td>(N_a)</td>
<td>7 - 6</td>
<td>0.3(\phi) (\times ) 1</td>
<td>7</td>
<td>Center Winding</td>
</tr>
</tbody>
</table>

Electrical Characteristics

<table>
<thead>
<tr>
<th></th>
<th>Pin</th>
<th>Specification</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductance</td>
<td>1 - 4</td>
<td>385uH (\pm) 5%</td>
<td>1kHz, 1V</td>
</tr>
<tr>
<td>Leakage Inductance</td>
<td>1 - 4</td>
<td>10uH Max</td>
<td>2(^{nd}) all short</td>
</tr>
</tbody>
</table>

Core & Bobbin
Core : EER 4242
Bobbin : EER4242
\(A_e\) : 234 mm\(^2\)
Design Example III (KA5Q1565RF)

<table>
<thead>
<tr>
<th>Application</th>
<th>Device</th>
<th>Input Voltage</th>
<th>Output Power</th>
<th>Output Voltage (Rated Current)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Color TV</td>
<td>KA5Q1565RF</td>
<td>85-265Vac (60Hz)</td>
<td>217W</td>
<td>125V (1.0A)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>20V (1.0A)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>16V (3.0A)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>12V (2.0A)</td>
</tr>
</tbody>
</table>

Schematic
Transformer Specifications

Transformer Schematic Diagram

Winding Specifications

<table>
<thead>
<tr>
<th>No</th>
<th>Pin (s→f)</th>
<th>Wire</th>
<th>Turns</th>
<th>Winding Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>Np1</td>
<td>1 - 3</td>
<td>0.6φ × 2</td>
<td>21</td>
<td>Center Winding</td>
</tr>
<tr>
<td>N125V/2</td>
<td>16 - 15</td>
<td>0.6φ × 2</td>
<td>17</td>
<td>Center Winding</td>
</tr>
<tr>
<td>N16V</td>
<td>18 - 17</td>
<td>0.6φ × 3</td>
<td>5</td>
<td>Center Winding</td>
</tr>
<tr>
<td>N12V</td>
<td>12 - 13</td>
<td>0.6φ × 2</td>
<td>4</td>
<td>Center Winding</td>
</tr>
<tr>
<td>Np2</td>
<td>3 - 4</td>
<td>0.6φ × 2</td>
<td>21</td>
<td>Center Winding</td>
</tr>
<tr>
<td>N125V/2</td>
<td>15 - 14</td>
<td>0.6φ × 2</td>
<td>17</td>
<td>Center Winding</td>
</tr>
<tr>
<td>N20V</td>
<td>11 - 10</td>
<td>0.5φ × 1</td>
<td>6</td>
<td>Center Winding</td>
</tr>
<tr>
<td>Na</td>
<td>7 - 6</td>
<td>0.3φ × 1</td>
<td>7</td>
<td>Center Winding</td>
</tr>
</tbody>
</table>

Electrical Characteristics

<table>
<thead>
<tr>
<th></th>
<th>Pin</th>
<th>Specification</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductance</td>
<td>1 - 4</td>
<td>325μH ± 5%</td>
<td>1kHz, 1V</td>
</tr>
<tr>
<td>Leakage Inductance</td>
<td>1 - 4</td>
<td>10μH Max</td>
<td>2nd all short</td>
</tr>
</tbody>
</table>

Core & Bobbin
Core : EER 5345
Bobbin : EER5345
Ae : 318 mm²
Hangseok Choi, Ph.D
Power Conversion Team / Fairchild Semiconductor
Phone: +82-32-680-1383 Facsimile: +82-32-680-1317
E-mail: hangseok.choi@fairchildsemi.com

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com